INTRODUCTION
Static CMOS IC defect detection can often be accomplished efficiently by monitoring quiescent power-supply current (I ). Since CMOS ICs are designed to operate with low power consumption, abnormal currents often indicate an internal defect, design error, or fabrication error. Imp testing has been used for many years by a number of companies and measurement techniques have taken several forms [l] . Off-chip Ime sensors and associated circuitry are mounted either in the tester itself [2] or on the load board [3] . A Precision Measurement Unit (PMU) can make absolute value Imp readings down to the nA level but at measurement rates from 10-50 Hz [4, 5] . Commercial Imp monitors make pass/fail limit readings at the 1 pA level at test speeds near 15 kHz [6] .
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This paper describes a printed wiring board circuit called QuiC-Mon (for m e s c e n t Current h i t o r ) that provides a reliable, absolute, off-chip Imp measurement at a test rate over an order of magnitude faster than previously reported at the 1 pA level. This circuit is intended for companies entering the I test practice who want higher D99 speeds and lower sensitiviues than typically available, at an affordable cost.
QuiC-Mon reports an eight-bit value that may be converted into an absolute current measurement. It uses the Keating-Meyer method of Imp measurement, which floats the CMOS device under test (DUT) 
IMPLEMENTATION: QuiC-Mon v3.2
QuiC-Mon v3.2 is the result of over two years of work at UNM in conjunction with Sandia National Laboratories.
It is an order of magnitude faster and more accurate than QuiC-Mon v2.0 [12] and additionally performs measurements of ZW and C , in the same vector period.
The circuit block diagram is shown in Figure 3 with expanded elements and nomenclature required for the description. The Appendix gives a detailed circuit schematic. DUT Capacitance: The lumped capacitance of the DUT (C,,,) consists of both intemal (C,,,) and extemal (eDDx)
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components. Internal capacitance is the result of IC reverse-biased pn junctions and other factors discussed later. External capacitances include interconnect routing, tester channel electronics, and other parasitics that appear between QuiC-Mon and the DUT. This includes discrete capacitors placed on this node; these should be minimized as they slow down measurements. Discrete capacitors should be placed in parallel with C , , so they will be isolated when the TG is opened.
Znternal Capacitance: An additional capacitor (C, -.0015 pF) is added to QuiC-Mon's V,,, node. This augments C, to prevent low-capacitance DUTs from causing large voltage drops on the floating node (1). If the tester provides an additional known current source to V , , C , can be calculated from the additional voltage drop. However, this technique degrades for high IW, particularly currents drawn by IC defects. Another problem is the magnitude of the additional current source required to achieve a satisfactory measurement resolution. We therefore used a charge-injection method based on a transient analysis of the V, node components. This allows C, to be measured in the same vector period as ID* without severe penalty and solves both the resolution and IDoe dependence pitfalls. The Appendix illustrates timing waveforms associated with these measurements. where C , encompasses the total V,,, capacitance, including GIN,. The effects of the R , and R, pathway were accounted for by a, an empirically determined correction factor. Its value was 0.92 for the prototype
board.
The V,, node returns exponentially to its equilibrium condition (the voltage offset described previously). The transient response depends on resistances R , and R, as well as C , and C ,
The node time constant is where is an empirical constant required to compensate for slight changes in the time constant introduced by R, . Its value was calculated through computer simulations to be 0.91.
After the capacitance time delay (i , dd> to allow for amplifier settling and signal delays, the ADC samples the remaining excess voltage:
where tpdo is the analog signal delay through the amplifier (about 135 ns). It is important to note that the only effect
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A typical measurement has tcd = 300 ns, a balance between resolution and amplifier settling. To ensure a monotonically increasing relationship between v,(t) and C, , t,, -tpdo must be less than z for the range of C , expected. In this region, the effects of 01 and in (6) Measuring Z, -. IDW is measured by opening the TG switch. As the DUT draws charge at a constant rate from V, (and V,,,), V, increases linearly. For typical I,-measurements, the voltage drop in (1) is on the order of 10 mV, in this range, it is assumed that even resistive defect loads will be linear. After the discharge time (tie) has elapsed, the amplifier output is where tN is the total propagation delay, encompassing the switch-off time of the transmission gate and the amplifier analog signal delay. Eqn. (7) can be converted to an IDW calculation with (3) The discharge time tw controls not only the speed of the measurement but its resolution. Longer time intervals allow for finer IDw measurements at the expense of reduced range (see Results). 
Current fransient consideralions.

CIRCUIT VERIFICATION
QuiC-Mon was initially characterized with a series of discrete capacitor and resistor loads. The timing specifications listed in the Appendix were derived from such loads. This also established the constants 01 and p in (4) and (5).
Parts from two Sandia CMOS IC designs were then evaluated. Both designs used the static CMOS design rule philosophy for IDw testability. The Sandia SA3304 is an emulation of the National Semiconductor Timing and Control Unit which is part of the 32C016 family of devices. It contains about 2,500 transistors.
The Sandia SA3865 is an emulation of the Intel 80C51 microcontroller and contains about 78,700 transistors.
Iooe results from each device tested with QuiC-Mon were evaluated against PMU-measured IDw. higher C, and to allow ample time for I/O settling. Both C , and ZDDS were measured on the same cycle using double clockmg, since the sampling clock on the ADC must be triggered twice in the same vector period. A comparison of the calculated IDw against the PMU value allowed an estimate of C , measurement accuracy. ZDw discharge time (rw) was 1350 ns and C , measurement delay (tCd) was 300 ns for all tests.
RESULTS
The circuit was reliable and accurate at high frequencies.
Results also proved repeatable within expected noise tolerances. Samples over several parts showed Gaussian noise characteristics on both C, and IDw measurements, indicating that amplified white noise was a significant factor in sampling error at 100 nA resolution.
C , Measurement. The SA3865 C, data displayed in Figure 6 show the average C , measured over 21 vectors for various values of Vps. Note the significant variation in part-to-part C , which is enough to warrant at least one C, measurement Measurement Speeds. Figure 9 shows the IDoe measurement resolution in nA/bit for various values of Cost. Most of the cost for the QuiC-Mon printed wiring board circuit occurred in development. Five copies of the low-volume prototype board were designed and manufactured for approximately $lo00 per board. Parts for each board totaled under $100.
The additional cost for engineering labor to integrate QuiC-Mon into a test system must also be considered. This cost would be amortized over the volume of product tested. Development of a specialized load board would be more costly for a low-volume ASIC than for a high-volume production IC. Implementation of QuiC-Mon on an Advantest T3342 tester took about 20
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FUTURE ENHANCEMENTS
QuiC-Mon v4.0 has recently been returned from PWB fabrication and will begin characterization in August. It has several improvements which should make it more user-friendly and more robust. t Parameters are measured at V, = i12.0 V for the prototype board unless otherwise specified. 
